---
title: 'AI Research Resident (Algorithms Codesign) at Normal Computing Corporation'
canonical: 'https://feeny.ai/job/ai-research-resident-algorithms-codesign-normal-computing-corporation-new-york-60jxmxr64wk5'
type: 'job'
last_seen: '2026-10-29'
---

# AI Research Resident (Algorithms Codesign) at Normal Computing Corporation

- **Company:** Normal Computing Corporation
- **Location:** New York, NY
- **Employment:** full-time
- **Work type:** onsite
- **Posted:** 2026-10-27
- **Last confirmed live:** 2026-10-29
- **Apply:** https://jobs.ashbyhq.com/normalcomputing/edfcbcf6-047f-4c12-801b-c78b199e0080

## Job description

Normal Computing | Build with Us Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), and London. The Residency Program The AI Research Residency is Normal Computing's flagship program for exceptional researchers and engineers who want to work at the frontier of AI. Residents join a small, hand-picked cohort with a dedicated research mentor, direct access to the team developing the algorithms for our in-memory inference hardware, and a clear arc from onboarding through publication. Every residency is built around two milestones that mark you as part of something bigger than a single project: a research paper co-authored with our team, and a company-wide research colloquium where you present your findings to the full Normal Computing organization. You'll leave with a body of published, presented work, and a standing as one of the earliest residents to help define what this program becomes. This Track: Algorithms Codesign Normal's hardware runs the most memory-bound parts of large-model inference inside memory itself, rather than shuttling weights to a processor. The software that makes this programmable doesn't exist yet in any standard form. This track is about the computational methods that make LLM inference run efficiently on it: rethinking how operations like attention, memory access, and long-context decoding should behave on hardware that computes inside memory, rather than adapting standard GPU kernels to a new chip. You'll work on this as a co-design problem. The hardware and the algorithms are developed in parallel, so your findings feed architectural decisions rather than implementing against a fixed specification. You'll validate ideas against our simulators and FPGA prototypes first, and against silicon as it arrives.

## Your Normal Experience

This is a hands-on research residency: you'll take ownership of a real technical problem in inference algorithms for in-memory compute, work alongside the researchers and engineers building our platform, and be expected to contribute ideas, not just execute someone else's. Your job is to help turn research into production-quality research code that a team can build on. Outside-of-the-box thinking is encouraged. You'll get direct exposure to the pace, ambiguity, and speed of decision-making that comes with working at a fast-moving, well-funded startup, where the distance between an idea on a whiteboard and a result on real hardware is measured in weeks, not years.

## What You'll Do

Develop inference algorithms for in-memory hardware. Understand which parts of LLM workloads are best suited to in-memory execution and develop algorithms that exploit it natively, demonstrated first in simulation and then on hardware. Design numerical methods that fit the physics. Design methods that exploit thermal noise and analog dynamics rather than working around them. Build evaluation suites and benchmarks. Help build the evaluation frameworks and benchmarks that characterize how algorithms behave on real hardware and in simulation, and tell us honestly whether any of it actually works. Translate workloads into hardware constraints. Turn insights about model workloads into constraints and opportunities for the hardware and architecture teams. Prototype and iterate rapidly. Move with the hardware as it evolves from simulation to FPGA to silicon. Drive a research question of your own. Partner with researchers and engineers to scope, run, and iterate on an original technical investigation, with rigorous experimental analysis and documentation along the way. Co-author a paper. Work with the team to write up your findings for submission to a relevant venue, with mentorship on framing, experiments, and technical writing. One of the two milestones every resident builds toward. Present at the residency colloquium. Share your work and thinking with the broader Normal Computing research community at the program's capstone event, and get real-time feedback from people building this technology every day. What Would Make You a Great Fit Currently pursuing or recently completed a graduate degree (MS or PhD, or equivalent research experience) in machine learning, applied mathematics, physics, electrical engineering, computer science, or a related field. Publications are a strong plus, but not required at the resident level; a solid research track record is what matters. A working understanding of large model inference: attention mechanisms, KV cache, long-context decoding, memory bandwidth constraints. Deep production experience isn't expected at the resident level, but the intuition should feel familiar. Some exposure to inference optimization (quantization, sparsity, kernel fusion, or memory-efficient attention), or to stochastic systems, probabilistic methods, numerical analysis, or analog computation. Strong Python skills, plus some experience with a systems language (C++, Rust, or similar) or with implementing algorithms close to hardware, beyond high-level frameworks. Some experience (course projects, research, or otherwise) turning a research idea into working, reasonably reproducible code. You care about whether results replicate, not just whether a demo works once. Comfort reasoning from first principles about what a novel substrate can do efficiently. Bonus: exposure to analog or mixed-signal systems, in-memory compute, or non-von-Neumann architectures; publications or open-source work in efficient inference, stochastic algorithms, or novel computing; or experience working on hardware that did not yet exist when you joined. Strong written and verbal communication skills; prior experience writing up research (papers, theses, technical reports) is a plus, as is any experience presenting technical work to a live audience. A bias toward ownership and self-direction. You're energized, not overwhelmed, by the ambiguity and speed of a small, fast-moving startup.

## Equal Employment Opportunity Statement

Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status. Accessibility Accommodations Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com. Privacy Notice By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our [Applicant Privacy Notice](https://normalcomputing.com/applicant-privacy-notice).

## About Normal Computing Corporation

## Company Overview
- **One-liner**: Normal Computing builds AI-accelerated EDA software and physics-based ASICs to enable ultra-efficient hardware for the AI era.
- **Entity Type**: Private (Series B; total funding $92.5M)
- **Headquarters**: New York, New York, USA
- **Founded**: 2022
- **Founders**: Faris Sbahi (CEO), Matthias Tan (Co-Founder), and team of former Google Brain/Google X engineers and scientists

## Core Business
- Primary industry: Semiconductor design (EDA) and custom silicon (ASICs), powered by AI and probabilistic computing.
- Target customers: Large semiconductor design and manufacturing institutions (B2B, enterprise).
- Mission: "Rewriting AI foundations to advance the frontier of reasoning and reliability in the physical world" and enabling a virtuous cycle of self-improving AI hardware.

## Products & Services
- **[Normal EDA](https://normalcomputing.com/)**: An AI-driven electronic design automation platform that understands design intent from specification documents, generates hierarchical test plans with traceability, creates SystemVerilog stimulus, runs simulations, and tracks coverage. It continuously learns from team feedback to accelerate verification for complex chip designs.
- **[Normal ASICs](https://normalcomputing.com/)**: Physics-based custom ASICs that relax traditional computing assumptions (stochastic, stateful, asynchronous) to unlock orders-of-magnitude more efficient compute. Designed to converge hardware with the physical dynamics of AI models.

## Market Standing
- **Valuation/Market Cap**: Not publicly disclosed.
- **Key Metric**: **Total Funding** – $92.5M across multiple rounds (Seed, Venture, Grant, Series B). Notable recent round: $50M led by **Samsung Catalyst** in March 2026 [normalcomputing.com](https://normalcomputing.com/).
- **Notable Investors**: Samsung Catalyst Fund, Intel Ignite, First Spark Ventures, Celesta Capital, ARIA. Also partners with Fraunhofer IESE (DRAMBench benchmark).
- **Growth Signals**: Headcount grew **196.3% YoY** to 54 employees; operates across 6 countries (US, UK, Denmark, Switzerland, India, Canada); actively building open-source tools (e.g., a Verilog simulator built with AI: 580K lines in 43 days).

## Competitive Advantages
- **Physics-First Approach**: Unlike traditional digital logic, Normal’s ASICs embrace stochastic, stateful, and asynchronous computing – aligning hardware with the physics of AI models for dramatic efficiency gains.
- **Full-Stack Co-Design**: The combination of AI-native EDA tools and custom silicon creates a closed loop where software and hardware are co-optimized, shortening time-to-market and enabling workload-specific ASICs.
- **Deep AI Heritage**: Founders and team hail from Google Brain and Google X, bringing deep expertise in probabilistic ML, quantum AI, and physical-world reasoning.

## Strategic Focus
- **Scaling EDA Adoption**: Expanding Normal EDA’s use among top semiconductor companies to "make chip design look more like software".
- **AI Hardware Energy Crisis**: Tackling soaring power demands of AI by delivering ultra-efficient ASICs that can be produced for every workload.
- **Open-Source & Research**: Building community trust through open benchmarks (DRAMBench) and tools (CIRCT-based verification), while advancing formal methods and AI-driven simulation.

## Why Work Here
- **Hybrid Workspace**: Flexible in-office collaboration at offices in **New York (Flatiron HQ)**, **San Francisco**, **London**, and **Copenhagen**. In-person collaboration is valued but with flexibility; free lunch, snacks, and beverages in office.
- **Lean, High-Impact Team**: Small team (54 employees) where every member drives significant impact, works directly with customers, and owns meaningful parts of the product.
- **Interdisciplinary Challenges**: Work spans AI, probabilistic software, hardware, physics, and full-stack engineering – ideal for curious, passionate problem-solvers.
- **Strong Growth Trajectory**: Rapid headcount growth (+196% YoY), recent $50M Series B, and partnerships with industry giants signal a well-funded, high-potential startup.

## Sources
1. [normalcomputing.com](https://normalcomputing.com/)
2. [normalcomputing.com/about](https://normalcomputing.com/about)
3. [linkedin.com/company/normal-computing-corporation](https://www.linkedin.com/company/normal-computing-corporation)
4. [builtin.com/company/normal-computing](https://builtin.com/company/normal-computing)
5. [jobs.ashbyhq.com/normalcomputing](https://jobs.ashbyhq.com/normalcomputing)

## Other roles at Normal Computing Corporation

- [Engineering Manager, Compiler & Runtime](https://feeny.ai/job/engineering-manager-compiler-runtime-normal-computing-corporation-mountain-view-tt9vtnwjygvt) — Mountain View, CA
- [Events & Conferences Specialist](https://feeny.ai/job/events-conferences-specialist-normal-computing-corporation-new-york-3rgsr2f7hkhj) — New York, NY
- [Mechanical Engineer, Hardware Systems](https://feeny.ai/job/mechanical-engineer-hardware-systems-normal-computing-corporation-mountain-view-n9eqr3h1hgbh) — Mountain View, CA
- [Compiler Frontend Engineer](https://feeny.ai/job/compiler-frontend-engineer-normal-computing-corporation-mountain-view-xd4ytzz9zmbz) — Mountain View, CA
- [Simulator & Debug Tools Lead](https://feeny.ai/job/simulator-debug-tools-lead-normal-computing-corporation-mountain-view-tg38bb3b0dx4) — Mountain View, CA
- [Firmware Engineer](https://feeny.ai/job/firmware-engineer-normal-computing-corporation-mountain-view-92p63r8rsgdk) — Mountain View, CA
- [TPM Lead](https://feeny.ai/job/tpm-lead-normal-computing-corporation-mountain-view-d92ny63s7jex) — Mountain View, CA
- [Hardware Engineer, DFT](https://feeny.ai/job/hardware-engineer-dft-normal-computing-corporation-mountain-view-xv7mzqfbedsx) — Mountain View, CA
- [Head of Silicon Product Engineering](https://feeny.ai/job/head-of-silicon-product-engineering-normal-computing-corporation-mountain-view-c514zrdswrxf) — Mountain View, CA
- [Hardware Engineer, Performance Modeling](https://feeny.ai/job/hardware-engineer-performance-modeling-normal-computing-corporation-mountain-e9pgdhrbq1cy) — Mountain View, CA