---
title: 'Modeling Architect at Neurophos'
canonical: 'https://feeny.ai/job/modeling-architect-neurophos-austin-ew2q0rxv7e3b'
type: 'job'
last_seen: '2026-09-07'
---

# Modeling Architect at Neurophos

- **Company:** Neurophos
- **Location:** Austin, TX
- **Compensation:** $170k–$200k
- **Employment:** full-time
- **Work type:** onsite
- **Posted:** 2026-09-04
- **Last confirmed live:** 2026-09-07
- **Apply:** https://jobs.ashbyhq.com/neurophos/1a1d9d33-69ad-41f9-9b54-957ebe7adc2b

## Job description

## ABOUT NEUROPHOS

The demand for new data centers and AI compute is rapidly outpacing the planet's energy capacity. Digital solutions are hitting a power wall as we approach the physical limits of traditional silicon. Conquering this bottleneck means rethinking the fundamental architecture of inference compute. The industry's current path can't meet the need, so we're taking a different approach.

Instead of traditional electronic circuits, we use silicon photonics and an active, programmable metasurface to perform matrix multiplications at the speed of light. Our optical cells are 10,000x smaller than traditional photonic components, enabling unprecedented density. By using photonics instead of electricity, our chips become more efficient as they scale. This architecture will deliver up to 100 times the energy efficiency of existing solutions while significantly improving performance for large-scale AI inference.

We’ve assembled a world-class team of industry veterans and recently raised a $110M Series A https://www.neurophos.com/110m-raise led by Gates Frontier. Participants include M12 (Microsoft’s Venture Fund), Carbon Direct Capital, Aramco Ventures, Bosch Ventures, Tectonic Ventures, Space Capital, and others.

Join us and shape the future of computing!

Location: Austin, TX or Sunnyvale, CA. Full-time onsite position.

Reports To: Sr. Director of Modeling

FLSA Status: Exempt

## POSITION OVERVIEW

We are seeking a modeling architect for hands-on architecture modeling of the T100 optical inference accelerator, with hardware/software co-design in the loop. You will work alongside senior engineers across two tracks. The first is analytical and system performance: roofline and limiter analyses, architecture performance models, workload setup, and the resulting plots and reports. The second is hardware models: functional, performance, and power models of compute blocks, memory, and hardware/software interfaces built in an event-driven simulator, plus RTL simulation.

We expect real depth in one track and will help you build breadth across both. Most engineers start with a bounded piece, a single workload, a hardware block, or one layer of the model stack, and take on the surrounding area as the models mature.

## KEY RESPONSIBILITIES

- Bring up inference workloads as they ship, including dense and Mixture of Experts (MoE) transformers, hybrid/SSM models, prefill versus decode, KV cache, expert routing, and quantization, plus retrieval, speech, vision, and recommendation workloads where they map onto the accelerator.
- Bind Hugging Face and PyTorch workloads to the programming model and run them on the functional model.
- Co-design tiling, scheduling, the instruction set architecture (ISA), the SRAM and High Bandwidth Memory (HBM) hierarchy, and multi-chip mapping.
- Build in one or more layers of the modeling stack: roofline and limiter studies; Python energy and latency models; C++ functional models of optical GEMM, SRAM vector processors, dataflow engines, and HBM; cycle-approximate performance and power models; and RTL simulation with Verilator and SystemVerilog.
- Own the tests, configs, and plots behind a result so anyone can rerun it and see what was assumed.
- Use coding agents on real multi-file edits, and own the review of the C++ and SystemVerilog they generate.
- Share results with the architects setting the design, as well as the compiler, runtime, and RTL teams, and carry their questions back into the model stack.

## QUALIFICATIONS

- BS or MS in Computer Engineering, Electrical Engineering, Computer Science, or a related field.
- 3+ years of experience in hardware modeling, performance simulation, computer architecture, or related work.
- Proficiency in Python or modern C++ (C++17 or later). Python-first and C++-first backgrounds are both welcome.
- Working knowledge of computer architecture and microarchitecture, including pipelines, caches, memory hierarchies, and instruction set architecture (ISA).
- Ability to turn an LLM, GEMM, or accelerator paper into a workload config using Hugging Face or PyTorch.
- Strong debugging skills and the habit of writing down what was run, what was assumed, and what the number means.

## PREFERRED SKILLS

- MS or PhD in Computer Engineering, Electrical Engineering, or Computer Science.
- Experience with roofline analysis, limiter analysis, GPU benchmarking, or correlating a model against published numbers.
- Event-driven, cycle-approximate, or cycle-accurate simulation with SystemC, gem5, SST, or a custom kernel.
- SystemVerilog, Verilog, Verilator, or RTL co-simulation.
- Memory and interconnect experience with HBM, DRAM, cache, SRAM, network-on-chip (NoC), AXI, or DMA.
- Familiarity with CUDA, GPU programming, or PyTorch internals.

## WHAT WE OFFER

This is an opportunity to play a pivotal role in an innovative startup redefining the future of AI hardware. Work on game-changing technology at the intersection of photonics and AI as part of a collaborative, brilliant team. You’ll contribute to a platform that redefines computational performance and accelerates the future of artificial intelligence. Come help us bring this transformative technology to the world.

## BENEFITS

Join a team that invests in your future and your well-being. At Neurophos, we offer:

- 100% coverage of base health plan premiums for you and your dependents, plus HSA contributions.
- Unlimited PTO. No rigid vacation banks, just a focus on delivery.
- 401(k) matching and stock option opportunities to ensure our success is your success.
- Full suite of voluntary benefits, including Dental, Vision, Life, Hospital, Critical Illness, and Accident insurance.
- Personalized Benefits. Choose the plans that fit your life and take the cash back for those that don’t.

## About Neurophos

## Company Overview
- **One-liner**: Neurophos develops photonic AI chips (Optical Processing Units) that perform matrix multiplications at the speed of light, aiming to replace traditional GPUs in data-center inference workloads.
- **Entity Type**: Private, Series A
- **Headquarters**: Austin, Texas, USA (with an additional office in San Jose, California)
- **Founded**: 2020
- **Founders**: Patrick Bowen (CEO, Co-Founder) and Andrew Traverso (Chief Scientist, Co-Founder); other co-founders may include Preston Woo and Hod Finkelstein (CEO, CTO roles indicated on team page).

## Core Business
- **Primary industry**: Semiconductor / Photonic AI Hardware
- **Target customers**: B2B – hyperscale data centers, enterprise AI infrastructure providers
- **Mission/purpose**: “We’re building the first programmable light-speed computer” – solving energy and scalability challenges in AI data centers by using optical rather than electronic computation.

## Products & Services
- **Optical Processing Unit (OPU)**: A photonic AI chip that integrates over one million micron-scale optical processing components on a single die. It performs matrix multiplications in-memory at the speed of light, delivering up to 100x the energy efficiency of traditional GPUs and NVIDIA servers while fitting in a single-GPU form factor. The chip uses an active, programmable metasurface and silicon photonics to achieve 0.47 ExaOPS performance in a 1m x 1m footprint. First systems are targeted for early 2028, with production ramp in mid-2028.

## Market Standing
- **Valuation/Market Cap**: Not disclosed
- **Key Metric**: Total funding raised = **$119.2M** (including a $110M Series A closed in early 2026)
- **Notable Investors**: Gates Frontier (lead), M12 (Microsoft’s venture fund), Carbon Direct Capital, Aramco Ventures, Bosch Ventures, Tectonic Ventures, Space Capital, MetaVC Partners, Gaingels, Mana Ventures, and 22+ others.
- **Growth Signals**: 
  - Recognized on EE Times Silicon 100 list for several consecutive years.
  - Over 300 patents filed and protected.
  - Rapid hiring after Series A – “hypergrowth phase” as per press release.
  - Team includes veterans from NVIDIA, AMD, Apple, Meta, Google, Magic Leap, Micron, Qualcomm, Samsung, and other photonic/AR companies.

## Competitive Advantages
- **Metasurface optical transistors** that are **10,000x smaller** than traditional photonic components, enabling unprecedented density – millions of weights fit in the area of a postage stamp.
- **300+ patents** covering optical metamaterials, neural network accelerators, and machine learning hardware.
- **Energy efficiency**: Up to 100x improvement over existing electronic solutions (e.g., GPUs), directly addressing the power constraints of hyperscale AI inference.
- **Size/performance**: OPU delivers the performance of a 3,000-pound server in the size and power envelope of a single GPU.

## Strategic Focus
- **Commercialization**: First customer evaluations begin in 2026; first OPU systems target early 2028 production ramp.
- **Talent acquisition**: Scaling the team aggressively across analog design, photonics, architecture, and software to meet “hypergrowth” demand.
- **Partnerships**: Leveraging investors like Bosch Ventures (industrial IoT), Aramco Ventures (energy), and M12 (cloud/AI) to align with large-scale data center customers.

## Why Work Here
- **Culture**: In-office, on‑site work culture in Austin, TX (primary) and San Jose, CA. Described as a “world-class team” with leaders from top semiconductor and tech companies.
- **Growth**: Joining at a hypergrowth scale‑up stage with significant funding and a clear path to production; opportunities to shape the architecture and engineering of a new computing paradigm.
- **Engineering focus**: 34 out of 40 total employees are in product + tech roles, indicating a highly technical, R&D-driven environment.
- **Impact**: Work on cutting-edge optical computing that could redefine AI hardware efficiency; involvement in everything from silicon photonics to compiler software.
- **Notable perks**: Not explicitly listed, but being a well-funded deep-tech startup likely offers competitive equity, technical challenges, and direct mentorship from industry veterans.

## Sources
1. [neurophos.com](https://www.neurophos.com/)
2. [neurophos.com/careers](https://www.neurophos.com/careers)
3. [neurophos.com/team](https://www.neurophos.com/team)
4. [cbinsights.com](https://www.cbinsights.com/company/neurophos)
5. [builtin.com](https://builtin.com/company/neurophos)

## Other roles at Neurophos

- [Staff Modeling Architect](https://feeny.ai/job/staff-modeling-architect-neurophos-austin-8cedvv6953bg) — Austin, TX
- [Senior Modeling Architect, Performance Benchmarking](https://feeny.ai/job/senior-modeling-architect-performance-benchmarking-neurophos-austin-rpy828cj7yrc) — Austin, TX
- [Principal SoC Design Engineer / SoC Lead](https://feeny.ai/job/principal-soc-design-engineer-soc-lead-neurophos-austin-ghf226b0sp4d) — Austin, TX
- [Physical Design / Implementation Lead](https://feeny.ai/job/physical-design-implementation-lead-neurophos-austin-jge0dfb6md1v) — Austin, TX
- [Senior/Staff Applied Scientist, Numerical Optimization & Quantization](https://feeny.ai/job/senior-staff-applied-scientist-numerical-optimization-quantization-neurophos-jgmrpeawfsp5) — Austin, TX
- [Principal Fabric/Network Architect](https://feeny.ai/job/principal-fabric-network-architect-neurophos-sunnyvale-zq97mx2rm8r3) — Sunnyvale, CA
- [Principal Platform Security Architect](https://feeny.ai/job/principal-platform-security-architect-neurophos-sunnyvale-fw052b83t93h) — Sunnyvale, CA
- [Lead IT Engineer](https://feeny.ai/job/lead-it-engineer-neurophos-austin-jegb2gkjwpgy) — Austin, TX
- [Lead Security Engineer](https://feeny.ai/job/lead-security-engineer-neurophos-austin-er5qq4nwr4ze) — Austin, TX
- [Director of Facilities](https://feeny.ai/job/director-of-facilities-neurophos-austin-jey9dppssncz) — Austin, TX