---
title: 'PCIe Firmware Expert at Astera Labs'
canonical: 'https://feeny.ai/job/pcie-firmware-expert-astera-labs-tel-aviv-yafo-9j8q4z2f9q5y'
type: 'job'
last_seen: '2026-11-06'
---

# PCIe Firmware Expert at Astera Labs

- **Company:** Astera Labs
- **Location:** Tel Aviv-Yafo, Tel Aviv District, Israel
- **Posted:** 2026-10-05
- **Last confirmed live:** 2026-11-06
- **Apply:** https://job-boards.greenhouse.io/asteralabs/jobs/4740323005

## Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at [www.asteralabs.com](http://www.asteralabs.com/).

## The Role and Its Impact

Our firmware team develops the embedded firmware that brings Astera Labs' compute connectivity silicon to life, from boot and initialization through link management, telemetry, error handling, and diagnostics. This firmware runs on the embedded processors inside our chips and ships in data centers powering AI infrastructure around the world. Beyond the firmware, the team also develops the COSMOS SDK, the software layer customers and internal teams use to configure, monitor, update, and debug our devices in their systems.

We are looking for an experienced firmware engineer and PCIe expert who enjoys working close to the hardware, owns features end to end, and has a proven track record of developing and debugging firmware both pre-silicon and post-silicon. You know PCIe in depth, from link training and enumeration to error handling and recovery, and you're the person others turn to when a PCIe link or device misbehaves. You understand the whole system, not just the chip: how our devices behave inside customer platforms, and how a customer requirement turns into firmware and SDK. You'll work alongside architects, design and verification engineers, validation teams, and our global firmware teams to take new products from early pre-silicon development through bring-up and into customer deployment.

## What You'll Be Doing

- Having fun! by being part of a very strong and cohesive group.

- Design and develop real-time embedded firmware in C, including low-level drivers and control logic for complex hardware blocks

- Own PCIe firmware features end to end: link training, enumeration, error handling, and recovery

- Develop and debug firmware pre-silicon (emulation) and lead post-silicon bring-up and debug in the lab

- Debug complex PCIe and system-level issues with architecture, design, validation, and customer teams

- Develop and extend the company SDK in step with firmware features

- Support customer requests and adjust firmware and SDK development to meet their needs

## What We're Looking For

Required:

- BSc/MSc in Computer Science, Electrical Engineering, Computer Engineering, or a related field

- 10+ years of hands-on experience as a firmware engineer

- Proven experience in embedded and real-time firmware development

- Strong programming skills in C on resource-constrained, bare-metal, or RTOS-based systems

- Solid understanding of processor architecture, memory-mapped registers, interrupts, and HW/SW interaction

- Expert-level knowledge of PCIe: LTSSM and link training, enumeration, configuration space, error handling (AER), and reset and recovery flows

- Experience with PCIe protocol analyzers and exercisers (e.g., Teledyne LeCroy, Keysight)

- Proven hands-on experience in both pre-silicon and post-silicon firmware development and debugging, including silicon bring-up of new SoCs

- Strong debugging skills on real hardware using JTAG debuggers, logs, and register-level analysis

- Broad system-level understanding of how silicon, firmware, SDK, host software, and platform interact, with the ability to turn customer requirements into technical solutions

- A team player with excellent communication skills who works well in a collaborative, cross-site environment

- Comfort with ambiguity and ownership in a fast-moving, high-growth company

Location

This position is based in our Tel Aviv, Israel office.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

## About Astera Labs

## Company Overview
- **One-liner**: Astera Labs designs and delivers semiconductor-based connectivity solutions purpose-built to unleash the full potential of cloud and AI infrastructure.
- **Entity Type**: Public (Nasdaq: ALAB)
- **Headquarters**: Santa Clara, California, United States
- **Founded**: 2017
- **Founders**: Jitendra Mohan, Sanjay Gajendra, Casey Morrison

## Core Business
- **Primary industry**: Semiconductor manufacturing / AI infrastructure connectivity
- **Target customers**: B2B, primarily hyperscale cloud providers and system OEMs (e.g., NVIDIA, AMD, Intel)
- **Mission statement**: To innovate, design, and deliver semiconductor-based connectivity solutions that are purpose-built to unleash the full potential of cloud and AI infrastructure.

## Products & Services
- **Aries PCIe®/CXL™ Smart DSP Retimers**: Silicon ICs, boards, and modules that digitally recover degraded high-speed signals to extend reach and enable higher PCIe/CXL data bandwidth between compute, storage, and network controllers.
- **Taurus Ethernet Smart Cable Modules™**: Hardware modules that increase network connectivity bandwidth between servers and switches over copper media, removing rack-level Ethernet bottlenecks.
- **Leo CXL Memory Connectivity Controllers**: ICs and boards that expand, share, and pool DRAM memory to overcome processor memory bandwidth bottlenecks for AI workloads.
- **Scorpio Smart Fabric Switches**: A family of PCIe 6 fabric switches ranging from 32 to 320 lanes, including the new 320-lane Scorpio X-Series Fabric Switch for AI scale-up fabrics.
- **COSMOS Software Suite**: A connectivity system management and optimization software that enables configuration, monitoring, troubleshooting, and predictive analytics for all Astera Labs products.

## Market Standing
- **Market Cap**: ~$11.6 billion (as of mid-2026)
- **Key Metric - Revenue**: $35 million (annual, reported)
- **Key Metric - Operating Income**: $173.4 million (2025)
- **Key Metric - Net Income**: $219.1 million (2025)
- **Total Funding**: ~$810.75 million (pre-IPO), with Series C ($50M, led by Fidelity) and Series D ($150M, led by Fidelity)
- **IPO Date**: March 20, 2024
- **Notable Investors/Partners**: Fidelity, NVIDIA, Advanced Micro Devices, Intel, major hyperscalers
- **Growth Signals**: 92% YoY headcount growth (675 employees); 144 active job postings (+260% YoY); expanded Taiwan operations with a new Cloud-Scale Interop Lab in 2026; shipping millions of devices across all major hyperscalers; 300+ design wins.

## Competitive Advantages
- **First-to-market innovation**: Pioneered first-to-market PCIe, Ethernet, and CXL connectivity products.
- **Patented software-defined platform approach**: Differentiates via a platform that combines silicon hardware with embedded COSMOS software, enabling flexibility, observability, and predictive analytics.
- **Deep hyperscaler relationships**: Trusted partner to the world’s largest cloud providers, with proven interoperability validated in their own Cloud-Scale Interop Lab.
- **Broad product portfolio**: Covers PCIe retimers, Ethernet cable modules, CXL memory controllers, and fabric switches—addressing the full spectrum of AI connectivity bottlenecks.
- **Strong IP and engineering talent**: 443 employees in technical roles; talent sourced from Intel (65), Marvell (37), Texas Instruments (40), AMD (22), and NVIDIA.

## Strategic Focus
- **Scaling AI infrastructure**: Expanding product portfolio and global footprint (12 countries) to meet surging demand for rack-scale AI.
- **Open standards leadership**: All products are grounded in open standards (PCIe, CXL, Ethernet), ensuring interoperability and broad adoption.
- **Taiwan expansion**: Growing engineering presence and Interop Lab in Taiwan to strengthen integration with leading AI platform providers and system manufacturers.
- **Continued innovation**: Shipping the new 320-lane Scorpio X-Series Fabric Switch and expanding the COSMOS software suite for fleet-level management and optimization.

## Why Work Here
- **Culture**: Described as collaborative, ownership-driven, and focused on solving complex problems together. The company emphasizes diversity and inclusion as drivers of creativity and innovation.
- **Growth**: Astera Labs supports non-linear career growth—employees can deepen expertise (“scale up”) or broaden into new areas (“scale out”). 92% YoY headcount growth signals rapid expansion and opportunity.
- **Remote/Hybrid**: Not explicitly stated, but global operations across 12 countries (including India, Canada, Israel, Taiwan, Vietnam) suggest a flexible, distributed work model.
- **Benefits**: Competitive medical, dental, and vision plans; flexible time off; family planning and parental leave; 401K and retirement plans.
- **Engineering culture**: Strong focus on cutting-edge semiconductor and AI infrastructure technology. High concentration of senior (24%) and specialist (19%) talent. Active internship and new graduate programs.
- **Employee ratings**: 4.5/5.0 on LinkedIn (124 reviews), with high marks for compensation (4.6), culture (4.4), and career development (4.4).

## Sources
1. [Astera Labs Careers Page](https://www.asteralabs.com/careers/)
2. [Astera Labs Official Website](https://www.asteralabs.com/)
3. [Astera Labs LinkedIn](https://www.linkedin.com/company/astera-labs)
4. [Astera Labs Products Page](https://www.asteralabs.com/products/)
5. [Astera Labs S-1 Filing (SEC)](https://ir.asteralabs.com/static-files/7103a4cb-aa6b-4f11-a4b0-f179cd4c5bee)

## Other roles at Astera Labs

- [Board Supply Chain Senior Manager](https://feeny.ai/job/board-supply-chain-senior-manager-astera-labs-san-jose-mm85dnp4gdp8) — San Jose, CA
- [Senior Principal Engineer - FW/SW Development](https://feeny.ai/job/senior-principal-engineer-fw-sw-development-astera-labs-san-jose-0h418pq7dd15) — San Jose, CA
- [Principal Formal Verification Engineer](https://feeny.ai/job/principal-formal-verification-engineer-astera-labs-bengaluru-17hhs7pjbmt1) — Bengaluru, India
- [Principal PCS/PMA RTL Design Engineer](https://feeny.ai/job/principal-pcs-pma-rtl-design-engineer-astera-labs-san-jose-v0c0r56v3krf) — San Jose, CA
- [Lead Verification Engineer](https://feeny.ai/job/lead-verification-engineer-astera-labs-san-jose-qewac3xfs1m8) — San Jose, CA
- [Senior Principal Sourcing Manager – Capital Equipment](https://feeny.ai/job/senior-principal-sourcing-manager-capital-equipment-astera-labs-san-jose-hasae3c40f3c) — San Jose, CA
- [Principal AI Product Manager](https://feeny.ai/job/principal-ai-product-manager-astera-labs-san-jose-3v5kwg3v6f63) — San Jose, CA
- [Technical Lead Digital Design Engineer](https://feeny.ai/job/technical-lead-digital-design-engineer-astera-labs-san-jose-bdctbn8w3d2p) — San Jose, CA
- [Principal Digital Design Engineer](https://feeny.ai/job/principal-digital-design-engineer-astera-labs-san-jose-85vrw2ekhwhf) — San Jose, CA
- [Principal Physical Design CAD Engineer](https://feeny.ai/job/principal-physical-design-cad-engineer-astera-labs-tel-aviv-yafo-pexaz6mbm4xa) — Tel Aviv-Yafo, Tel Aviv District, Israel