---
title: 'Principal Design Verification Engineer at SambaNova Systems'
canonical: 'https://feeny.ai/job/principal-design-verification-engineer-sambanova-systems-san-jose-california-00pbg39mm7b0'
type: 'job'
last_seen: '2026-09-08'
---

# Principal Design Verification Engineer at SambaNova Systems

- **Company:** SambaNova Systems
- **Location:** San Jose California, United States
- **Compensation:** $180k–$255k
- **Posted:** 2026-08-17
- **Last confirmed live:** 2026-09-08
- **Apply:** https://sambanova.ai/sambanova-available-positions/?gh_jid=6145409004

## Job description

The era of pervasive AI has arrived. In this era, organizations will use generative AI to unlock hidden value in their data, accelerate processes, reduce costs, drive efficiency and innovation to fundamentally transform their businesses and operations at scale.

SambaNova Suite™ is the first full-stack, generative AI platform, from chip to model, optimized for enterprise and government organizations. Powered by the intelligent SN40L chip, the SambaNova Suite is a fully integrated platform, delivered on-premises or in the cloud, combined with state-of-the-art open-source models that can be easily and securely fine-tuned using customer data for greater accuracy. Once adapted with customer data, customers retain model ownership in perpetuity, so they can turn generative AI into one of their most valuable assets.

## About the team

SambaNova's RDU is the processor behind our inference systems, and design verification ensures quality and reliability before production. The team owns verification for block, full-chip, and gate-level benches, performance verification, coverage closure, and the emulation and FPGA prototypes.

## About the role

SambaNova is looking for a Principal Design Verification Engineer to own verification for  our next-generation RDU, the reconfigurable dataflow silicon behind our machine learning and AI systems. This is a senior individual-contributor role where you'll own the test plan, testbench architecture, coverage model, and sign-off criteria, while shaping the team-wide infrastructure, reuse patterns, and verification practices.

You'll work alongside principal engineers from the design, architecture, compiler, and runtime teams who have built and evolved this verification environment across several generations of silicon, to verify the chip against production ML workloads.

## Responsibilities

Some of your responsibilities will include...

- Own verification end to end for a major subsystem of the RDU: test plan, testbench architecture, coverage model, and sign-off criteria
- Build the coverage model for your area, set the closure bar, and drive it to closure ahead of tape-out
- Develop testbench components, agents, checkers, and stimulus at block, full-chip, system, and gate level
- Serve as the technical authority for verification of your subsystem: review and arbitrate testbench design decisions, and lead debug on the hardest failures
- Own regression health and failure triage for your area: drive root cause, not just reproduction
- Verify functional and performance behavior
- Advance DV methodology beyond your own area: reusable infrastructure, verification IP integration, and AI-assisted verification workflows the rest of the team adopts
- Contribute to emulation and FPGA prototyping, and support silicon bring-up and post-silicon debug in the lab
- Set the technical bar through design and DV reviews, and mentor engineers to raise the level of the team's verification practice

Required qualifications

- BS or MS in EE, CS, or CE with 7+ years (or equivalent) of industry experience in ASIC design verification
- Deep hands-on expertise in SystemVerilog and SVA with a standard methodology (UVM, OVM, or VMM), plus scripting in Python and C/C++
- Full-cycle DV ownership from test plan through tape-out on at least one complex ASIC or major subsystem, including owning a coverage model to closure
- Experience verifying digital logic in a CPU, GPU, SoC, or comparably complex ASIC
- Track record of debugging hard, intermittent, or low-reproducibility pre-silicon failures to root cause
- Demonstrated technical leadership without formal authority: setting direction in reviews, arbitrating testbench decisions, and mentoring engineers
- Working knowledge of modern computer architecture and of machine learning accelerators or SoCs

## Preferred qualifications

- MS or PhD in EE, CS, or CE with 10+ years of experience in ASIC design verification
- Depth in high-speed I/O verification: protocol-level verification of PCIe or Ethernet, and memory subsystems such as HBM or DDR
- Performance verification methodology: building performance benches and analyzing results, not only functional correctness
- Formal verification and assertion-based methods
- Experience evaluating, integrating, and validating third-party verification IP
- Gate-level simulation and debug
- Emulation and FPGA prototyping platforms
- Post-silicon lab bring-up and functional validation, debugging first-silicon issues to root cause
- Strong understanding of one or more of computation, interconnect, or memory systems
- Fluency with Claude or other AI tools applied to verification and flow development

Base Salary Range:

Base Pay Range $180,000—$255,000 USD

Submission Guidelines Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified.

## EEO Policy

SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws.

Benefits Summary for US-Based, Full-Time Employment Positions SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more.

## About SambaNova Systems

## Company Overview
- **One-liner**: SambaNova Systems provides a full-stack AI platform, from specialized Reconfigurable Dataflow Unit (RDU) chips to an agentic AI inference platform, designed for enterprises and governments.
- **Entity Type**: Private (Series E)
- **Headquarters**: San Jose, California, USA
- **Founded**: 2017
- **Founders**: Rodrigo Liang (Co-founder & CEO), Kunle Olukotun (Co-founder & Chief Technologist)

## Core Business
- **Primary Industry**: Artificial Intelligence / Enterprise AI Infrastructure
- **Target Customers**: Developers, large enterprises, government agencies, and data centers (B2B)
- **Mission Statement**: To be the most efficient and adaptable AI platform on the planet, empowering enterprises to control the trajectory of their data and AI future.

## Products & Services
- **SambaNova Suite**: The company's core product, a fully integrated AI platform that includes hardware, software, and models. It provides OpenAI-compatible APIs for inference.
- **SambaRack (SN40 & SN50)**: A state-of-the-art, rack-scale system optimized for AI inference. The SN50 is the fifth-generation system designed for fast agentic inference with high energy efficiency (average of 10 kWh for SN40).
- **Reconfigurable Dataflow Unit (RDU)**: A custom-designed AI chip (SN40L, SN50) with a unique three-tier memory architecture that delivers high speed and throughput for large models while using less power than traditional GPUs.
- **SambaOrchestrator**: A management tool for deploying, monitoring, and auto-scaling AI models across data centers.
- **Sovereign AI Platform**: An offering for governments and enterprises to keep data secure and governed while enabling business teams to use AI.

## Market Standing
- **Valuation/Market Cap**: Not publicly disclosed (Private company).
- **Key Metric**: Total funding of **$1.484B** (raised over multiple rounds, including a $350M Series E in early 2026).
- **Notable Investors/Partners**: Intel, GV (Google Ventures), BlackRock, Redline Capital Management, Atlantic Bridge Capital.
- **Growth Signals**: 
    - Raised a $350M Series E in early 2026.
    - A launch partner for Meta's Llama 4 series.
    - First platform to support all three variants of Llama 3.1 (8B, 70B, and 405B).
    - Has filed 313 patents related to parallel computing, computer memory, and instruction processing.
    - Customers include Blackbox and Texas Advanced Computing Center.

## Competitive Advantages
- **Full-Stack Integration**: Unlike many competitors, SambaNova controls the entire AI stack from the chip (RDU) to the software and models, allowing for deep optimization.
- **Efficiency**: The RDU's dataflow architecture is designed for high performance with significantly lower power consumption (best tokens per watt), a key differentiator for scaling AI.
- **Open-Source Focus**: The company is a strong supporter of open-source AI models, being a launch partner for major releases like Meta's Llama 4.

## Strategic Focus
- **Agentic AI**: The company is heavily focused on enabling complex, multi-step agentic AI workflows, with the SN50 chip and SambaOrchestrator built for this purpose.
- **Sovereign AI**: Targeting government and enterprise clients who need secure, on-premises or private cloud AI solutions.
- **Scaling Inference**: Prioritizing high-speed, low-latency inference for the largest open-source models (e.g., DeepSeek, Llama) at scale.

## Why Work Here
- **Culture**: Described as a "smart and motivated team" that values "talent first," "innovation that impacts," and "trust and integrity." The company emphasizes collaboration across departments and access to founders.
- **Work Environment**: Offers flexible working hours and a hybrid/remote-friendly policy (Flexible PTO in the U.S.).
- **Notable Perks**: 
    - Flexible PTO
    - Parental Leave
    - Medical, Dental, and Vision benefits
    - 401k/Pensions
    - Gym Access
    - Mentorship and buddy programs
    - Internship programs
- **Engineering Culture**: A deep-tech environment where you work on cutting-edge AI hardware (RDUs) and software, pushing the boundaries of AI performance.

## Sources
1. [SambaNova.ai](https://sambanova.ai/)
2. [SambaNova About Us](https://sambanova.ai/company/about)
3. [SambaNova Careers](https://sambanova.ai/company/careers)
4. [SambaNova Job Openings](https://sambanova.ai/company/careers/job-openings)
5. [CB Insights Profile](https://www.cbinsights.com/company/sambanova-systems)

## Other roles at SambaNova Systems

- [Senior Power Management IP Verification & Validation Engineer](https://feeny.ai/job/senior-power-management-ip-verification-validation-engineer-sambanova-systems-f5gt23bf64p5) — San Jose California, United States
- [Senior Principal Runtime Engineer](https://feeny.ai/job/senior-principal-runtime-engineer-sambanova-systems-stockholm-g80m89md466t) — Stockholm, Sweden
- [Vice President, EMEIA Sales](https://feeny.ai/job/vice-president-emeia-sales-sambanova-systems-london-england-y6tdnwdfyq2p) — London England, United Kingdom
- [Senior Technical Recruiter - Hardware](https://feeny.ai/job/senior-technical-recruiter-hardware-sambanova-systems-austin-texas-wxszyaz6kyy6) — Austin Texas, United States / San Jose California, United States
- [Cloud Platform Architect](https://feeny.ai/job/cloud-platform-architect-sambanova-systems-bengaluru-fz84xk1gw6x9) — Bengaluru, India
- [Principal Engineer - SambaRack](https://feeny.ai/job/principal-engineer-sambarack-sambanova-systems-bengaluru-a63n6cv0rvd1) — Bengaluru, India
- [Senior Principal Engineer - SambaRack](https://feeny.ai/job/senior-principal-engineer-sambarack-sambanova-systems-bengaluru-3g8e6v93rpd0) — Bengaluru, India
- [Software Architect - SambaRack](https://feeny.ai/job/software-architect-sambarack-sambanova-systems-bengaluru-1ha7m42tb5jx) — Bengaluru, India
- [Senior Principal Engineer](https://feeny.ai/job/senior-principal-engineer-sambanova-systems-bengaluru-m36dj0zkx43k) — Bengaluru, India
- [Senior RTL Design Engineer](https://feeny.ai/job/senior-rtl-design-engineer-sambanova-systems-austin-texas-dnhythpzwwkz) — Austin Texas, United States / San Jose California, United States