--- title: 'Principal Engineering Program Manager (EPM) at Astera Labs' canonical: 'https://feeny.ai/job/principal-engineering-program-manager-epm-astera-labs-san-jose-california-xeajt26z9fye' type: 'job' last_seen: '2026-09-04' --- # Principal Engineering Program Manager (EPM) at Astera Labs - **Company:** Astera Labs - **Location:** San Jose California, United States - **Posted:** 2026-08-28 - **Last confirmed live:** 2026-09-04 - **Apply:** https://job-boards.greenhouse.io/asteralabs/jobs/4728939005 ## Job description Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at [www.asteralabs.com](http://www.asteralabs.com/). Principal Engineering Program Manager, (EPM) Location: San Jose, CA (Onsite) ## Role Overview As a Principal Engineering Program Manager on our Analog/Mixed-Signal (AMS) team, you will drive the execution of the complex silicon programs that power Astera Labs' purpose-built connectivity solutions. You'll orchestrate multi-disciplinary teams — spanning circuit design, layout, verification, and silicon validation — to deliver high-performance AMS IP on schedule, on budget, and to spec. This is a high-impact leadership role at a hyper-growth company defining the connectivity backbone of the AI era. You'll own program plans from concept through tape-out and silicon bring-up, surface and resolve cross-functional risks, and bring the operational rigor that turns ambitious engineering into products shipping at rack scale. Your ability to align stakeholders and keep fast-moving programs on track will be central to Astera's continued momentum. ## Key Responsibilities - Program Planning & Execution - Define, drive, and maintain end-to-end program schedules for AMS IP development, from specification through tape-out and validation - Manage critical path, milestones, and dependencies across circuit design, layout, verification, and silicon bring-up - Establish and track program metrics, budgets, and deliverables to ensure predictable, high-quality outcomes - Cross-Functional Leadership - Partner with AMS design, digital, systems, product, and operations teams to align priorities and resolve blockers - Lead program reviews, drive decision-making, and communicate status, risks, and trade-offs to leadership and stakeholders - Coordinate with external partners, foundries, and vendors on tape-out readiness and schedule commitments - Risk Management & Process Excellence - Proactively identify, quantify, and mitigate technical and schedule risks across concurrent programs - Drive continuous improvement of program management processes, tools, and best practices for AMS execution - Champion clear documentation, accountability, and operational discipline across the program lifecycle ## Basic Qualifications - Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field - 8+ years of experience in program or project management within semiconductor, IC, or hardware development - Proven track record managing complex silicon or AMS/IP programs through tape-out and silicon validation - Strong understanding of the ASIC/IC development lifecycle, including design, verification, layout, and bring-up - Excellent stakeholder management, communication, and cross-functional leadership skills - Proficiency with program management and collaboration tools (e.g., Microsoft Project, Microsoft 365) ## Preferred Qualifications - MS in Electrical Engineering, Computer Engineering, or a related field - Direct experience with analog/mixed-signal or high-speed connectivity programs - PMP certification or equivalent program management credential - Familiarity with foundry engagement, tape-out flows, and vendor/IP coordination - Ability to thrive and lead through ambiguity in a fast-paced, hyper-growth environment Salary range is $160,000 to $200,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits. We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities. ## About Astera Labs ## Company Overview - **One-liner**: Astera Labs designs and delivers semiconductor-based connectivity solutions purpose-built to unleash the full potential of cloud and AI infrastructure. - **Entity Type**: Public (Nasdaq: ALAB) - **Headquarters**: Santa Clara, California, United States - **Founded**: 2017 - **Founders**: Jitendra Mohan, Sanjay Gajendra, Casey Morrison ## Core Business - **Primary industry**: Semiconductor manufacturing / AI infrastructure connectivity - **Target customers**: B2B, primarily hyperscale cloud providers and system OEMs (e.g., NVIDIA, AMD, Intel) - **Mission statement**: To innovate, design, and deliver semiconductor-based connectivity solutions that are purpose-built to unleash the full potential of cloud and AI infrastructure. ## Products & Services - **Aries PCIe®/CXL™ Smart DSP Retimers**: Silicon ICs, boards, and modules that digitally recover degraded high-speed signals to extend reach and enable higher PCIe/CXL data bandwidth between compute, storage, and network controllers. - **Taurus Ethernet Smart Cable Modules™**: Hardware modules that increase network connectivity bandwidth between servers and switches over copper media, removing rack-level Ethernet bottlenecks. - **Leo CXL Memory Connectivity Controllers**: ICs and boards that expand, share, and pool DRAM memory to overcome processor memory bandwidth bottlenecks for AI workloads. - **Scorpio Smart Fabric Switches**: A family of PCIe 6 fabric switches ranging from 32 to 320 lanes, including the new 320-lane Scorpio X-Series Fabric Switch for AI scale-up fabrics. - **COSMOS Software Suite**: A connectivity system management and optimization software that enables configuration, monitoring, troubleshooting, and predictive analytics for all Astera Labs products. ## Market Standing - **Market Cap**: ~$11.6 billion (as of mid-2026) - **Key Metric - Revenue**: $35 million (annual, reported) - **Key Metric - Operating Income**: $173.4 million (2025) - **Key Metric - Net Income**: $219.1 million (2025) - **Total Funding**: ~$810.75 million (pre-IPO), with Series C ($50M, led by Fidelity) and Series D ($150M, led by Fidelity) - **IPO Date**: March 20, 2024 - **Notable Investors/Partners**: Fidelity, NVIDIA, Advanced Micro Devices, Intel, major hyperscalers - **Growth Signals**: 92% YoY headcount growth (675 employees); 144 active job postings (+260% YoY); expanded Taiwan operations with a new Cloud-Scale Interop Lab in 2026; shipping millions of devices across all major hyperscalers; 300+ design wins. ## Competitive Advantages - **First-to-market innovation**: Pioneered first-to-market PCIe, Ethernet, and CXL connectivity products. - **Patented software-defined platform approach**: Differentiates via a platform that combines silicon hardware with embedded COSMOS software, enabling flexibility, observability, and predictive analytics. - **Deep hyperscaler relationships**: Trusted partner to the world’s largest cloud providers, with proven interoperability validated in their own Cloud-Scale Interop Lab. - **Broad product portfolio**: Covers PCIe retimers, Ethernet cable modules, CXL memory controllers, and fabric switches—addressing the full spectrum of AI connectivity bottlenecks. - **Strong IP and engineering talent**: 443 employees in technical roles; talent sourced from Intel (65), Marvell (37), Texas Instruments (40), AMD (22), and NVIDIA. ## Strategic Focus - **Scaling AI infrastructure**: Expanding product portfolio and global footprint (12 countries) to meet surging demand for rack-scale AI. - **Open standards leadership**: All products are grounded in open standards (PCIe, CXL, Ethernet), ensuring interoperability and broad adoption. - **Taiwan expansion**: Growing engineering presence and Interop Lab in Taiwan to strengthen integration with leading AI platform providers and system manufacturers. - **Continued innovation**: Shipping the new 320-lane Scorpio X-Series Fabric Switch and expanding the COSMOS software suite for fleet-level management and optimization. ## Why Work Here - **Culture**: Described as collaborative, ownership-driven, and focused on solving complex problems together. The company emphasizes diversity and inclusion as drivers of creativity and innovation. - **Growth**: Astera Labs supports non-linear career growth—employees can deepen expertise (“scale up”) or broaden into new areas (“scale out”). 92% YoY headcount growth signals rapid expansion and opportunity. - **Remote/Hybrid**: Not explicitly stated, but global operations across 12 countries (including India, Canada, Israel, Taiwan, Vietnam) suggest a flexible, distributed work model. - **Benefits**: Competitive medical, dental, and vision plans; flexible time off; family planning and parental leave; 401K and retirement plans. - **Engineering culture**: Strong focus on cutting-edge semiconductor and AI infrastructure technology. High concentration of senior (24%) and specialist (19%) talent. Active internship and new graduate programs. - **Employee ratings**: 4.5/5.0 on LinkedIn (124 reviews), with high marks for compensation (4.6), culture (4.4), and career development (4.4). ## Sources 1. [Astera Labs Careers Page](https://www.asteralabs.com/careers/) 2. [Astera Labs Official Website](https://www.asteralabs.com/) 3. [Astera Labs LinkedIn](https://www.linkedin.com/company/astera-labs) 4. [Astera Labs Products Page](https://www.asteralabs.com/products/) 5. [Astera Labs S-1 Filing (SEC)](https://ir.asteralabs.com/static-files/7103a4cb-aa6b-4f11-a4b0-f179cd4c5bee) ## Other roles at Astera Labs - [Principal Electrical Design Engineer](https://feeny.ai/job/principal-electrical-design-engineer-astera-labs-san-jose-california-6nx1y646w2fc) — San Jose California, United States - [Principal Signal and Power Integrity Engineer](https://feeny.ai/job/principal-signal-and-power-integrity-engineer-astera-labs-san-jose-california-1hb8m8kk7kh2) — San Jose California, United States - [Principal Product Manager, Fiber Connectivity](https://feeny.ai/job/principal-product-manager-fiber-connectivity-astera-labs-san-jose-california-9y1k8x3v9jeg) — San Jose California, United States - [Firmware Engineer Tech Lead](https://feeny.ai/job/firmware-engineer-tech-lead-astera-labs-bengaluru-wk7avy8tvjjy) — Bengaluru, India - [Principal Design Verification Engineer- SerDes/PHY IP](https://feeny.ai/job/principal-design-verification-engineer-serdes-phy-ip-astera-labs-san-jose-mwvtyttp8xbp) — San Jose California, United States - [Senior ATE Test Engineer](https://feeny.ai/job/senior-ate-test-engineer-astera-labs-san-jose-california-0yhc1h82rkrx) — San Jose California, United States - [Manager, ATE Test Engineering](https://feeny.ai/job/manager-ate-test-engineering-astera-labs-san-jose-california-13hyv82aazff) — San Jose California, United States - [Principal Design Verification Engineer](https://feeny.ai/job/principal-design-verification-engineer-astera-labs-bengaluru-nc6x2aqswdpn) — Bengaluru, India - [Tech Lead– Verification Methodology/CAD](https://feeny.ai/job/tech-lead-verification-methodology-cad-astera-labs-bengaluru-f5wq84qsng9e) — Bengaluru, India - [Lead Emulation Engineer](https://feeny.ai/job/lead-emulation-engineer-astera-labs-bengaluru-vt6jga0kag9x) — Bengaluru, India