--- title: 'Senior Hardware Design Engineer at SambaNova Systems' canonical: 'https://feeny.ai/job/senior-hardware-design-engineer-sambanova-systems-austin-c9aehmexhmk2' type: 'job' last_seen: '2026-10-13' --- # Senior Hardware Design Engineer at SambaNova Systems - **Company:** SambaNova Systems - **Location:** Austin, TX / San Jose, CA - **Compensation:** $120k–$200k - **Posted:** 2026-08-18 - **Last confirmed live:** 2026-10-13 - **Apply:** https://sambanova.ai/sambanova-available-positions/?gh_jid=6145573004 ## Job description SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value. ## About the team The hardware design team writes the RTL for SambaNova's RDU, the processor behind our AI workload acceleration systems, covering the compute, memory, and networking subsystems. Engineers own specific blocks inside a larger subsystem, working alongside the principal engineers and architects who set its direction. A block stays with the engineer who wrote it through PPA closure, tapeout, and bring-up, so you debug your own design in silicon. ## About the role SambaNova Senior Hardware Design Engineers design component units of the Reconfigurable Dataflow Unit (RDU) ASICs deployed in our AI workload acceleration systems. You will work alongside principal engineers, architects, design verification engineers, and physical design engineers to implement innovative features in hardware that provide unique value to SambaNova. In this role you will take ownership of blocks within a larger subsystem — contributing sections of the microarchitecture specification, writing and debugging the RTL, and carrying your blocks through implementation, tapeout, and silicon bring-up. You will grow your scope over time as you build depth in our architecture. This role is onsite, based in either our San Jose, CA or Austin, TX office. ## Responsibilities Some of your responsibilities will include... - Work with principal engineers and architects to author sections of the microarchitecture specification for compute, memory, or networking subsystems. - Code, integrate, and debug SystemVerilog RTL for assigned blocks through the chip implementation and production lifecycle. - Meet Power, Performance, and Area (PPA) targets for your blocks using advanced digital design techniques for high-speed design. - Partner with design verification and physical design engineers to converge on functionality, timing, and area. - Implement SystemVerilog Assertions (SVA) and run lint, CDC, and LEC flows to check design intent and keep blocks clean. - Participate in design reviews, presenting your design decisions and incorporating feedback. - Support post-silicon bring-up and debug for the blocks you own. - Contribute to design flow improvements, including AI and automation in EDA tool methodologies. Required qualifications - Master's degree in Computer Engineering or Electrical Engineering with 3–5 years of relevant experience, or Bachelor's degree with 5–7 years. - Solid foundation in computer architecture and digital logic design. - Strong SystemVerilog RTL design skills for high-speed, high-performance ASICs. - Experience making design decisions that trade off Power, Performance, and Area (PPA). - Working knowledge of industry-standard interconnects and protocols (e.g., AXI, PCIe, Ethernet, HBM/DDR). - Experience with digital logic synthesis tools and Static Timing Analysis (STA). - Proficiency with industry-standard tools for linting, Clock Domain Crossing (CDC), and Logical Equivalence Checking (LEC). - Experience implementing SystemVerilog Assertions (SVA) to check design intent. - Familiarity with tools and simulators for hardware performance analysis and tuning. - Familiarity with Git for managing release cycles. - Scripting skills in Python and Linux shell. - Ability to work onsite in San Jose, CA or Austin, TX. ## Preferred qualifications - Exposure to a full ASIC development cycle through tapeout and production silicon. - Interest in or knowledge of AI workload acceleration techniques. - Experience with low-power design techniques (clock gating, DVFS) at advanced process nodes. - Exposure to emulation or FPGA prototyping platforms for pre-silicon validation. Base Salary Range: Base Pay Range $120,000—$200,000 USD Submission Guidelines Please note that in order to be considered an applicant for any position at SambaNova Systems, you must submit an application form for each position for which you believe you are qualified. ## EEO Policy SambaNova Systems is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard basis of age (40 and over), color, disability, gender identity, genetic information, marital status, military or veteran status, national origin/ancestry, race, religion, creed, sex (including pregnancy, childbirth, breastfeeding), sexual orientation, and any other applicable status protected by federal, state, or local laws. Benefits Summary for US-Based, Full-Time Employment Positions SambaNova offers a competitive total rewards package, including the base salary, plus equity and benefits. We cover 95% premium coverage for employee medical insurance, and 77% premium coverage for dependents and offer a Health Savings Account (HSA) with employer contribution. We also offer Dental, Vision, Short/Long term Disability, Basic Life, Voluntary Life, and AD&D insurance plans in addition to Flexible Spending Account (FSA) options like Health Care, Limited Purpose, and Dependent Care. Our library of well-being benefits available to you and your dependents includes a full subscription to Headspace, Gympass+ membership with access to physical gyms, One Medical membership, counseling services with an Employee Assistance Program, and much more. ## About SambaNova Systems ## Company Overview - **One-liner**: SambaNova Systems provides a full-stack AI platform, from specialized Reconfigurable Dataflow Unit (RDU) chips to an agentic AI inference platform, designed for enterprises and governments. - **Entity Type**: Private (Series E) - **Headquarters**: San Jose, California, USA - **Founded**: 2017 - **Founders**: Rodrigo Liang (Co-founder & CEO), Kunle Olukotun (Co-founder & Chief Technologist) ## Core Business - **Primary Industry**: Artificial Intelligence / Enterprise AI Infrastructure - **Target Customers**: Developers, large enterprises, government agencies, and data centers (B2B) - **Mission Statement**: To be the most efficient and adaptable AI platform on the planet, empowering enterprises to control the trajectory of their data and AI future. ## Products & Services - **SambaNova Suite**: The company's core product, a fully integrated AI platform that includes hardware, software, and models. It provides OpenAI-compatible APIs for inference. - **SambaRack (SN40 & SN50)**: A state-of-the-art, rack-scale system optimized for AI inference. The SN50 is the fifth-generation system designed for fast agentic inference with high energy efficiency (average of 10 kWh for SN40). - **Reconfigurable Dataflow Unit (RDU)**: A custom-designed AI chip (SN40L, SN50) with a unique three-tier memory architecture that delivers high speed and throughput for large models while using less power than traditional GPUs. - **SambaOrchestrator**: A management tool for deploying, monitoring, and auto-scaling AI models across data centers. - **Sovereign AI Platform**: An offering for governments and enterprises to keep data secure and governed while enabling business teams to use AI. ## Market Standing - **Valuation/Market Cap**: Not publicly disclosed (Private company). - **Key Metric**: Total funding of **$1.484B** (raised over multiple rounds, including a $350M Series E in early 2026). - **Notable Investors/Partners**: Intel, GV (Google Ventures), BlackRock, Redline Capital Management, Atlantic Bridge Capital. - **Growth Signals**: - Raised a $350M Series E in early 2026. - A launch partner for Meta's Llama 4 series. - First platform to support all three variants of Llama 3.1 (8B, 70B, and 405B). - Has filed 313 patents related to parallel computing, computer memory, and instruction processing. - Customers include Blackbox and Texas Advanced Computing Center. ## Competitive Advantages - **Full-Stack Integration**: Unlike many competitors, SambaNova controls the entire AI stack from the chip (RDU) to the software and models, allowing for deep optimization. - **Efficiency**: The RDU's dataflow architecture is designed for high performance with significantly lower power consumption (best tokens per watt), a key differentiator for scaling AI. - **Open-Source Focus**: The company is a strong supporter of open-source AI models, being a launch partner for major releases like Meta's Llama 4. ## Strategic Focus - **Agentic AI**: The company is heavily focused on enabling complex, multi-step agentic AI workflows, with the SN50 chip and SambaOrchestrator built for this purpose. - **Sovereign AI**: Targeting government and enterprise clients who need secure, on-premises or private cloud AI solutions. - **Scaling Inference**: Prioritizing high-speed, low-latency inference for the largest open-source models (e.g., DeepSeek, Llama) at scale. ## Why Work Here - **Culture**: Described as a "smart and motivated team" that values "talent first," "innovation that impacts," and "trust and integrity." The company emphasizes collaboration across departments and access to founders. - **Work Environment**: Offers flexible working hours and a hybrid/remote-friendly policy (Flexible PTO in the U.S.). - **Notable Perks**: - Flexible PTO - Parental Leave - Medical, Dental, and Vision benefits - 401k/Pensions - Gym Access - Mentorship and buddy programs - Internship programs - **Engineering Culture**: A deep-tech environment where you work on cutting-edge AI hardware (RDUs) and software, pushing the boundaries of AI performance. ## Sources 1. [SambaNova.ai](https://sambanova.ai/) 2. [SambaNova About Us](https://sambanova.ai/company/about) 3. [SambaNova Careers](https://sambanova.ai/company/careers) 4. [SambaNova Job Openings](https://sambanova.ai/company/careers/job-openings) 5. [CB Insights Profile](https://www.cbinsights.com/company/sambanova-systems) ## Other roles at SambaNova Systems - [Data Center Operations Technician](https://feeny.ai/job/data-center-operations-technician-sambanova-systems-santa-clara-wdqmaeqk1gc0) — Santa Clara, CA - [Senior Principal AI Solutions Engineer](https://feeny.ai/job/senior-principal-ai-solutions-engineer-sambanova-systems-san-jose-4eyqbvj6bs80) — San Jose, CA - [EMEA Field Marketing Manager](https://feeny.ai/job/emea-field-marketing-manager-sambanova-systems-london-wfgtfcr96pyz) — London, United Kingdom - [Partner Marketing Manager](https://feeny.ai/job/partner-marketing-manager-sambanova-systems-san-jose-ynxmtrk0sjrk) — San Jose, CA - [Web Project Manager](https://feeny.ai/job/web-project-manager-sambanova-systems-san-jose-yxc5zyebb7j6) — San Jose, CA - [Digital Content Manager](https://feeny.ai/job/digital-content-manager-sambanova-systems-san-jose-h2g9nwsv2028) — San Jose, CA - [Principal Product Marketing Manager](https://feeny.ai/job/principal-product-marketing-manager-sambanova-systems-san-jose-jv5tn0tpdmfe) — San Jose, CA - [Sales Director, Enterprise](https://feeny.ai/job/sales-director-enterprise-sambanova-systems-united-states-j5cac067qm2j) — United States - [Senior SambaCloud Experience & Ecosystem](https://feeny.ai/job/senior-sambacloud-experience-ecosystem-sambanova-systems-san-jose-awmqhkc19j60) — San Jose, CA - [Senior Technical Partner Marketing Manager](https://feeny.ai/job/senior-technical-partner-marketing-manager-sambanova-systems-san-jose-83wz8s897wpp) — San Jose, CA