---
title: 'Sr. Physical Design Engineer at Lumilens'
canonical: 'https://feeny.ai/job/sr-physical-design-engineer-lumilens-san-jose-0156b624f21x'
type: 'job'
last_seen: '2026-10-19'
---

# Sr. Physical Design Engineer at Lumilens

- **Company:** Lumilens
- **Location:** San Jose, CA
- **Employment:** full-time
- **Posted:** 2026-07-10
- **Last confirmed live:** 2026-10-19
- **Apply:** https://jobs.ashbyhq.com/lumilens/b4d999d6-de08-4245-aa76-b233dba95dbe

## Job description

## ABOUT LUMILENS

At Lumilens we are building the critical photonics infrastructure that powers tomorrow’s AI supercomputing. From chip-to-chip optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of computing faster, cooler, and massively more efficient.

We’re a well-funded startup backed by Mayfield and led by veterans who’ve built And scaled some of the most transformative technologies in the industry. This isn’t incremental innovation, it’s a ground-floor opportunity to rethink the optical layer from the silicon up. You’ll work alongside a team of world-class engineers solving some of the hardest challenges in optics, systems, and scale. Every line of code, every design decision, every breakthrough you help deliver will shape the infrastructure of tomorrow.

If you're looking for mission, momentum, and the chance to make an outsized impact jump on the rocket ship. We’re just getting started.

## Role Overview

We are seeking a Senior Physical Design Engineer to join our silicon design team developing high-performance ASIC using TSMC advance process nodes, including 5nm and 3nm. In this role, you will own physical implementation from RTL to GDSII, drive timing and power closure for ultra-high-speed designs, and work closely with RTL, STA, IP, and verification teams to solve complex implementation challenges unique to advanced-node and high-speed transceiver architectures.

Key Responsibilities:

- Physical Implementation: Own full-chip and block-level physical implementation, including floorplanning, placement, CTS, routing, and physical verification for high-speed designs in advanced TSMC nodes.
- Timing, Power, and Area Closure: Collaborate closely with RTL and STA teams to ensure clean handoffs and convergent timing, area, and power closure across complex design blocks and full chip.
- Advanced Physical Design: Apply physical design techniques for multi-voltage and multi-frequency domains, hierarchical implementation, physical-aware synthesis, congestion mitigation, skew optimization, and RC extraction-aware placement and routing.
- Signoff and Tape out: Perform tapeout signoff activities, including PV, EM/IR, ESD and ejobview using industry-standard verification tools.

Qualifications:

- Education: Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, or a related field.
- Experience: 8+ years of hands-on physical design experience, preferably with advanced technology nodes at 5nm or below.
- Physical Design Expertise: Strong experience with floorplanning, placement, CTS, routing, IR drop mitigation, timing closure, and signoff debugging.
- Tools and Automation: Hands-on experience with tools such as Synopsys ICC2, RedHawk SC, Cadence Innovus, Voltus, Simens Calibre etc, along with strong scripting skills in Tcl, Python, or Perl.

## Preferred Qualifications (Bonus)

- High-Speed PHY Implementation: Experience with high-speed PHY such as SerDes, UCIe etc physical design implementation.
- Advanced-Node Signoff: Familiarity with EM/IR analysis, power grid optimization, congestion analysis, physical verification, and tapeout signoff in advanced semiconductor process nodes.
- High-Frequency Design Exposure: Experience supporting high-frequency datapath or DSP-heavy designs is a plus.
- 2.5D or 3D design experience: Experience with TSMC CoWoS or SoIC-X design experience is a strong plus.

## What we offer

- Competitive salary commensurate with experience
- Comprehensive benefits package including health insurance
- Professional development opportunities and certification support
- Access to cutting-edge technology and cloud platforms
- Collaborative work environment with cross-functional teams

*Lumilens is an equal opportunity employer. All qualified applicants will receive consideration without regard to race, color, religion, gender, identity, orientation, veteran status, disability, or any other legally protected status.

## About Lumilens

## Company Overview
- **One-liner**: Lumilens designs and manufactures next-generation photonic interconnects to massively scale AI compute infrastructure.
- **Entity Type**: Private (Series B – led by Accton Technology; prior Series A of $30M from Mayfield and Spark Capital)
- **Headquarters**: San Jose, California, USA
- **Founded**: 2024
- **Founders**: Ankur Singla (CEO), Samuel Liu (VP Products), Ritesh Kapahi (VP/GM India), Dave Friedman (VP Operations)

## Core Business
- **Primary industry**: Photonics / optical interconnects for AI data centers
- **Target customers**: Large-scale AI providers and hyperscale data center operators (B2B, Enterprise)
- **Mission**: “To rapidly innovate in photonics and connectivity architectures to enable the massive scaling of compute infrastructure required to deliver the full potential of AI.”

## Products & Services
- **Photonic Interconnects (Scale-Out & Scale-Up)**: High-density, low-latency optical links that enable cluster-to-cluster and direct GPU-to-GPU connectivity. Supports 100x higher quantity of GPU direct connections than legacy approaches.
  - *Type*: Hardware (silicon photonics modules) + integrated manufacturing
- **Automated Manufacturing Platform**: End-to-end custom robotics and AI-optimized production processes to maximize yield, quality, and supply-chain flexibility.
  - *Type*: Service / Manufacturing capability (in-house)

## Market Standing
- **Valuation/Market Cap**: Not publicly available
- **Key Metric**: Total funding – $30M Series A (June 2024); Series B led by Accton Technology (amount undisclosed)
- **Notable Investors/Partners**: Mayfield, Spark Capital, Accton Technology
- **Growth Signals**:
  - Headcount grew 287% YoY (54 employees as of mid-2025) [linkedin.com]
  - Operations in 8 countries: USA, India, Thailand, Poland, Singapore, Czechia, South Korea, Malaysia
  - 48 active job postings (+23.1% monthly growth) [linkedin.com]
  - Leadership team with deep photonics/networking experience from Cisco, Juniper, Meta, Lumentum, Coherent

## Competitive Advantages
- **In-house silicon photonics development** – full control over design and supply chain
- **Systems-level expertise** – can partner on both scale-out and scale-up architectures
- **Manufacturing automation** – robotics + AI processes enable faster innovation, higher quality, and predictable deployment
- **Standards-based interconnects** – easy deployment into existing infrastructure
- **Manufacturing anywhere** – supply-chain continuity and scalable manufacturing

## Strategic Focus
- Enable massive scaling of AI infrastructure by overcoming electrical/copper limitations with advanced photonics
- Disaggregate GPUs to mitigate power and density challenges in data centers
- Expand manufacturing capacity globally and continue to automate production
- Align product roadmap with industry standards to accelerate adoption

## Why Work Here
- **Culture**: Fast-paced startup environment with deep technical expertise; mission-driven focus on enabling the future of AI
- **Work policy**: In-office (HQ San Jose, CA with Bengaluru, India as major hub) [builtin.com]
- **Perks**: Opportunity to work on cutting-edge photonics, robotics, and AI manufacturing; direct impact on world’s largest AI infrastructure
- **Engineering culture**: Heavy emphasis on silicon photonics, hardware design, robotics automation, and system-level architecture. Teams are led by veterans from Cisco, Juniper, Meta, Lumentum, Coherent.

## Sources
1. [lumilens.com](https://lumilens.com/) – Company overview, mission, leadership, products
2. [lumilens.com/company](https://lumilens.com/company) – Vision, investors, leadership team
3. [builtin.com](https://builtin.com/company/lumilens) – Career page, employee count, year founded, office policy
4. [linkedin.com](https://www.linkedin.com/company/lumilens) – Headcount, funding details, geographic/department breakdown, job trends, talent sources
5. [jobs.ashbyhq.com](https://jobs.ashbyhq.com/lumilens) – Current job openings (48 listings)

## Other roles at Lumilens

- [Assistant Office Manager](https://feeny.ai/job/assistant-office-manager-lumilens-singapore-1tjkd9e9cb50) — Singapore
- [Senior/Staff Quality Assurance Engineer or Manager (Foundry)](https://feeny.ai/job/senior-staff-quality-assurance-engineer-or-manager-foundry-lumilens-singapore-j9ar8p5h8xf2) — Singapore
- [Senior/Staff Process Engineer (Wafer Dicing & Back-grind)](https://feeny.ai/job/senior-staff-process-engineer-wafer-dicing-back-grind-lumilens-singapore-x7ndepxkpsq1) — Singapore
- [Office Manager & Receptionist, Bulim Square](https://feeny.ai/job/office-manager-receptionist-bulim-square-lumilens-bulim-square-5rtrx7vmh8jh) — Bulim Square
- [Staff Wafer-level Testing Engineer (Operations & Process)](https://feeny.ai/job/staff-wafer-level-testing-engineer-operations-process-lumilens-singapore-cvp2fdz9w4qr) — Singapore
- [Staff Wafer-Level Testing Equipment Engineer](https://feeny.ai/job/staff-wafer-level-testing-equipment-engineer-lumilens-singapore-2p0ya27rda60) — Singapore
- [Senior/Staff Process Engineer (Flip Chip)](https://feeny.ai/job/senior-staff-process-engineer-flip-chip-lumilens-singapore-64nme1rs25n7) — Singapore
- [Analog and Mixed Signal Layout Engineer](https://feeny.ai/job/analog-and-mixed-signal-layout-engineer-lumilens-bengaluru-q6btv6ff4bmv) — Bengaluru, India
- [Staff Optical Manufacturing Test Engineer - Hardware Automation](https://feeny.ai/job/staff-optical-manufacturing-test-engineer-hardware-automation-lumilens-singapore-51qrkg10850n) — Singapore
- [Network Engineer](https://feeny.ai/job/network-engineer-lumilens-singapore-x7v553v4jvh2) — Singapore