---
title: 'System Validation manager at Astera Labs'
canonical: 'https://feeny.ai/job/system-validation-manager-astera-labs-haifa-evmbcxw27k67'
type: 'job'
last_seen: '2026-10-16'
---

# System Validation manager at Astera Labs

- **Company:** Astera Labs
- **Location:** Haifa, Israel
- **Posted:** 2026-10-11
- **Last confirmed live:** 2026-10-16
- **Apply:** https://job-boards.greenhouse.io/asteralabs/jobs/4742857005

## Job description

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at [www.asteralabs.com](http://www.asteralabs.com/).

Astera Labs is seeking a dynamic and technical Manager, System Validation Engineering to lead our post-silicon and system validation teams in Haifa.

In this leadership role, you will direct engineering teams responsible for validating high-performance PCIe and connectivity fabric switch products built for rack-scale AI and cloud data centers.

You will combine hands-on technical oversight with strong people management, guiding engineers through validation strategy, automated test execution, deep root-cause investigations, and direct customer integration support. This is a critical leadership position to shape our validation methodologies, scale automation infrastructure, and ensure the flawless execution and launch of purpose-built connectivity silicon.

Success Looks Like

- Execution & On-Time Delivery: New silicon, platforms, and AI fabric switch solutions are brought up and certified on schedule with rigorous, reproducible validation results.

- Team Leadership & Scale: Engineering talent is mentored, engaged, and effectively deployed across multiple projects, fostering a culture of technical excellence, accountability, and innovation.

- Automation & Efficiency: Test suites and infrastructure are scaled to maximize test coverage, minimize manual effort, and drive down test cycle times.

- Customer Trust & Resolution: Complex cross-functional system issues are resolved rapidly through data-backed root-cause analysis, resulting in high customer satisfaction during integration and deployment.

## Key Responsibilities

Leadership & Team Management

- Lead, mentor, and grow a team of high-performing System Validation Engineers at Haifa

- Drive resource planning, project scheduling, engineer capacity tracking, and milestone execution across multiple complex silicon programs.

- Foster strong cross-functional alignment with Silicon Design, Firmware, Software, Hardware, Product, and Applications teams.

- Attract, hire, and develop top engineering talent while championing technical growth and career development.

Validation Strategy & Planning

- Oversee the creation of comprehensive validation plans for AI fabric switch products covering functionality, performance, reliability, stress, and interoperability.

- Translate complex customer and system requirements into measurable test objectives, coverage goals, and product certification criteria.

- Establish clear, data-driven reporting metrics, status dashboards, and specification-compliance assessments for executive leadership and key customers.

- Guide technical execution for silicon and platform bring-up activities, verifying boot and runtime behavior on x86 and ARM systems.

- Oversee complex debugging across PCIe, NVMe, Ethernet, firmware, hardware, and system layers using advanced lab equipment and CPU-based tool suites.

- Drive systematic root-cause problem solving, guiding engineers through structured experiment design to isolate and resolve complex silicon, firmware, and board-level issues.

- Scale validation infrastructure supporting test orchestration, advanced data collection, statistical analysis, and automated report generation.

- Continually optimize validation workflows and lab debug tools to accelerate issue resolution and improve regression coverage.

## Basic Qualifications

- Bachelor’s degree in Electrical Engineering, Computer Science

- 8+ years of total experience in silicon product development, post-silicon validation, or system engineering for server, storage, networking, or AI infrastructure applications, including 4+ years of technical leadership or people management experience.

- Demonstrated experience leading engineering teams, managing project schedules, and driving execution in a fast-paced environment.

- Proven track record with complex silicon and system bring-up, validation, and laboratory debug methodologies.

- Strong Python automation background for test orchestration, bench control, and data analysis.

- Exceptional communication, stakeholder management, and cross-functional leadership skills.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

## About Astera Labs

## Company Overview
- **One-liner**: Astera Labs designs and delivers semiconductor-based connectivity solutions purpose-built to unleash the full potential of cloud and AI infrastructure.
- **Entity Type**: Public (Nasdaq: ALAB)
- **Headquarters**: Santa Clara, California, United States
- **Founded**: 2017
- **Founders**: Jitendra Mohan, Sanjay Gajendra, Casey Morrison

## Core Business
- **Primary industry**: Semiconductor manufacturing / AI infrastructure connectivity
- **Target customers**: B2B, primarily hyperscale cloud providers and system OEMs (e.g., NVIDIA, AMD, Intel)
- **Mission statement**: To innovate, design, and deliver semiconductor-based connectivity solutions that are purpose-built to unleash the full potential of cloud and AI infrastructure.

## Products & Services
- **Aries PCIe®/CXL™ Smart DSP Retimers**: Silicon ICs, boards, and modules that digitally recover degraded high-speed signals to extend reach and enable higher PCIe/CXL data bandwidth between compute, storage, and network controllers.
- **Taurus Ethernet Smart Cable Modules™**: Hardware modules that increase network connectivity bandwidth between servers and switches over copper media, removing rack-level Ethernet bottlenecks.
- **Leo CXL Memory Connectivity Controllers**: ICs and boards that expand, share, and pool DRAM memory to overcome processor memory bandwidth bottlenecks for AI workloads.
- **Scorpio Smart Fabric Switches**: A family of PCIe 6 fabric switches ranging from 32 to 320 lanes, including the new 320-lane Scorpio X-Series Fabric Switch for AI scale-up fabrics.
- **COSMOS Software Suite**: A connectivity system management and optimization software that enables configuration, monitoring, troubleshooting, and predictive analytics for all Astera Labs products.

## Market Standing
- **Market Cap**: ~$11.6 billion (as of mid-2026)
- **Key Metric - Revenue**: $35 million (annual, reported)
- **Key Metric - Operating Income**: $173.4 million (2025)
- **Key Metric - Net Income**: $219.1 million (2025)
- **Total Funding**: ~$810.75 million (pre-IPO), with Series C ($50M, led by Fidelity) and Series D ($150M, led by Fidelity)
- **IPO Date**: March 20, 2024
- **Notable Investors/Partners**: Fidelity, NVIDIA, Advanced Micro Devices, Intel, major hyperscalers
- **Growth Signals**: 92% YoY headcount growth (675 employees); 144 active job postings (+260% YoY); expanded Taiwan operations with a new Cloud-Scale Interop Lab in 2026; shipping millions of devices across all major hyperscalers; 300+ design wins.

## Competitive Advantages
- **First-to-market innovation**: Pioneered first-to-market PCIe, Ethernet, and CXL connectivity products.
- **Patented software-defined platform approach**: Differentiates via a platform that combines silicon hardware with embedded COSMOS software, enabling flexibility, observability, and predictive analytics.
- **Deep hyperscaler relationships**: Trusted partner to the world’s largest cloud providers, with proven interoperability validated in their own Cloud-Scale Interop Lab.
- **Broad product portfolio**: Covers PCIe retimers, Ethernet cable modules, CXL memory controllers, and fabric switches—addressing the full spectrum of AI connectivity bottlenecks.
- **Strong IP and engineering talent**: 443 employees in technical roles; talent sourced from Intel (65), Marvell (37), Texas Instruments (40), AMD (22), and NVIDIA.

## Strategic Focus
- **Scaling AI infrastructure**: Expanding product portfolio and global footprint (12 countries) to meet surging demand for rack-scale AI.
- **Open standards leadership**: All products are grounded in open standards (PCIe, CXL, Ethernet), ensuring interoperability and broad adoption.
- **Taiwan expansion**: Growing engineering presence and Interop Lab in Taiwan to strengthen integration with leading AI platform providers and system manufacturers.
- **Continued innovation**: Shipping the new 320-lane Scorpio X-Series Fabric Switch and expanding the COSMOS software suite for fleet-level management and optimization.

## Why Work Here
- **Culture**: Described as collaborative, ownership-driven, and focused on solving complex problems together. The company emphasizes diversity and inclusion as drivers of creativity and innovation.
- **Growth**: Astera Labs supports non-linear career growth—employees can deepen expertise (“scale up”) or broaden into new areas (“scale out”). 92% YoY headcount growth signals rapid expansion and opportunity.
- **Remote/Hybrid**: Not explicitly stated, but global operations across 12 countries (including India, Canada, Israel, Taiwan, Vietnam) suggest a flexible, distributed work model.
- **Benefits**: Competitive medical, dental, and vision plans; flexible time off; family planning and parental leave; 401K and retirement plans.
- **Engineering culture**: Strong focus on cutting-edge semiconductor and AI infrastructure technology. High concentration of senior (24%) and specialist (19%) talent. Active internship and new graduate programs.
- **Employee ratings**: 4.5/5.0 on LinkedIn (124 reviews), with high marks for compensation (4.6), culture (4.4), and career development (4.4).

## Sources
1. [Astera Labs Careers Page](https://www.asteralabs.com/careers/)
2. [Astera Labs Official Website](https://www.asteralabs.com/)
3. [Astera Labs LinkedIn](https://www.linkedin.com/company/astera-labs)
4. [Astera Labs Products Page](https://www.asteralabs.com/products/)
5. [Astera Labs S-1 Filing (SEC)](https://ir.asteralabs.com/static-files/7103a4cb-aa6b-4f11-a4b0-f179cd4c5bee)

## Other roles at Astera Labs

- [Director ASIC Technical Program Management](https://feeny.ai/job/director-asic-technical-program-management-astera-labs-san-jose-xhb8x12hczwz) — San Jose, CA
- [Principal Digital Design Engineer](https://feeny.ai/job/principal-digital-design-engineer-astera-labs-san-jose-axn3e75r1tmc) — San Jose, CA
- [Teach Lead Physical Design Engineer](https://feeny.ai/job/teach-lead-physical-design-engineer-astera-labs-singapore-8c94bj6fjkns) — Singapore
- [Principal Physical Design Engineer](https://feeny.ai/job/principal-physical-design-engineer-astera-labs-singapore-kpzqt2xa1jrr) — Singapore
- [Analog Mixed Signal Design Engineer](https://feeny.ai/job/analog-mixed-signal-design-engineer-astera-labs-singapore-04dm648pctbm) — Singapore
- [Tech Lead Analog Mixed-Signal IC Layout Engineer](https://feeny.ai/job/tech-lead-analog-mixed-signal-ic-layout-engineer-astera-labs-singapore-jy3896fqyycn) — Singapore
- [Senior Analog Mixed-Signal IC Layout Engineer](https://feeny.ai/job/senior-analog-mixed-signal-ic-layout-engineer-astera-labs-singapore-06emfqea1fpq) — Singapore
- [Senior Manager, Global Safety & Security](https://feeny.ai/job/senior-manager-global-safety-security-astera-labs-san-jose-81ewebeg9j0t) — San Jose, CA
- [Senior Manager, Global Environmental Health & Safety](https://feeny.ai/job/senior-manager-global-environmental-health-safety-astera-labs-san-jose-0e4zvpygvh82) — San Jose, CA
- [Principal Mixed Analog Design Engineer](https://feeny.ai/job/principal-mixed-analog-design-engineer-astera-labs-irvine-45s5bp9hzhsk) — Irvine, CA